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1.0 PHASE II OBJECTIVE
The overall objective of this Phase II Program is to develop, design, fabricate, and
test a feasibility model of a low power 1 GHz Waveform Digitizer. The Digitizer is intended
for analyzing data collected via a space based Laser Altimeter. It has a 6-bit resolution, and is
equipped with a 1 GHz surface acoustic wave (SAW) oscillator, and a random access buffer
memory to interface with the 8-bit parallel bus of the altimeter system computer. Low power
consumption is obtained by cutting off the power supply during the absence of data from the
altimeter, thus lowering the duty cycle of power utilization.
The following technical objectives were specified for the implementation of the 1
GHz Waveform Digitizer feasibility model.
Functions:
(1) Perform analog-to-digital conversion
(2) Transfer digital data to system computer via a random access memory
and an 8-bit parallel bus (DMA)
(3) Provide a 1 GHz system timing clock
Inputs:
(1) Signal bandwidth: DC to 350 MHz
(2) Signal pulsewidth: 4 to 10 Nanoseconds
(3) Repetition frequency: 40 Hz
(4) Input impedance: 50 Ohms, nominal
Outputs:
(1) Sampling rate: 1 Gigasamples/second
(2) Resolution: 6 bits
(3) Clock frequency: 1 Ghz
(4) Number of samples: 128/second
Power supply:
(1) Average power consumption:
(2) Duty cycle:
(3) Available supply voltages:
1.5 Watts
2.5 %
5V, -5.2V, -2V, and 12V
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2.0 PROGRAM SUMMARY
2.1 Initial Technical Approach
A system diagram of the initial approach is shown in Figure 2-1. Two Tektronix flash
8-bit A/D-converters (TKAD10C) were selected to digitize the input signal. Each is capable
of 500 Megasamples/second operation. By paralleling these converters an effective 1
Gigasample processor is obtained. The converters have 7-bit accuracy, as specified by its
manufacturer. The digitized data can be stored in 32 RAMs, each being an 8-bit 30 MHz
device. Alternatively, eight 4-bit 250 MHz RAMs were considered. Write and Read activities
in the RAMs are controlled by an address counter as shown. Sampled data is transferred to
the system computer via DMA type bus interface. Timing is derived from a 1 GHz SAW
oscillator and distributed to the converters counters, and computer interface bus.
2.2 Technical Problems encountered and Possible Solutions
It was found later that the total set-up and hold time of the high speed memories
(RAM) is equal to the access time (4 nanoseconds), hence there is no allowance for any
timing errors during acquisition at full speed. The following solutions were considered to
overcome this problem:
(1) Replace the RAMS with high speed multistage (128) shift registers
utilizing gate array technology
(2) Use 16 RAMS in place of the original 8, allowing for half speed clocking.
(3) Incorporate hybrid memory technology.
The first approach was investigated and found to be technically risky and not cost
effective, due to the associated nonrecurring engineering cost. The second approach would
increase the systems parts count, resulting in higher power consumption and reduced
reliability. An existing hybrid memory and data sampling device (AN 1000H) was found that
is useable and met the technical requirements. This device is manufactured by Analytek and
used in their Gigasample data acquisition systems. Therefore, there is minimal technical risk


















Figure 2-1, 1 Gigasample/sec. Digitizer System Diagram
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2.3SelectedTechnicalApproach
A system diagram of the selected technical solution is shown in Figure 2-2. In this
approach fast analog storage is provided by the AN1000H hybrids, which is followed by a
slow readback via an A/D Converter at a moderate speed. The analog memory is made up of
4 hybrids. Each hybrid consists of four channels containing 256 randomly addressable charge
storage capacitors capable of storing an analog voltage of ---2 volts with a resolution of - 1
millivolt. Each channel can operate at 62.5 Megasamples/second. By delaying the data and
clock signals appropriately the system can be designed for 16 channels, equally spaced within
one 16 nanosecond window, giving 1 nanosecond resolution. Fast sample/hold presamplers
on each channel insure adequate aperture parameters to make the acquired signal
meaningful at this rate.
Initially the input signal was delayed in increments of one nanosecond via a 16-tap
delay line. This approach was not satisfactory because of differences in losses among
multiple taps, although small between two adjacent taps, are excessively large thus
deteriorating the acquisition accuracy of the digitizer. Moreover, stripline implementation of
the tapped delay line is adversely effected by temperature due to expansion and contraction.
This problem was resolved by offsetting the acquisition instants of each channel of the


















During the Phase II development program a feasibility model of the 1 GHz Digitizer
was designed, fabricated and tested. Hardware system testing was not fully completed due to
limited funding. Preliminary testing of the A/D function of the hardware demonstrated
satisfactory results. A software package for data processing and interface with the host
computer was developed but not tested. Source code listing of the software is attached in
Appendix 1.
The 1 GHz SAW clock required for system timing is included, and a timing interface
circuit The 1 GHz SAW clock required for system timing is included, and a timing interface
circuit for clock distribution was designed and built as part of the hardware printed circuit
board. Average power consumption is within the specified limit, while power up and power
down timing were satisfactorily tested.
As mentioned earlier, initially the design was based on utilizing Tektronix's flash
A/D converters (TKAD10C). For this purpose a clock distribution circuit was designed, the
results of which are shown in Appendix 2. The 1GHz oscillator which was acquired for this
purpose is also useable in the final design.
The hybrid devices (AN1000H) used in the final design were characterized. For this
purpose a test circuit was designed and built. A schematic diagram showing the test circuit
and the printed circuit board are shown in Figures 3-1 and 3-2. The results are shown in
Appendix 3. During this effort one hybrid, containing 4 channels, was tested by
characterizing its transfer function and input-output signal waveforms from 150 KHz to 1
GHz. Each channel of the hybrid contains 256 cells. Each of these cells have variations in
gain and offset, consequently the output (sampled data) waveform becomes noisy.
Corrections were made and the accompanying result shown, where the waveform is
considerably cleaner.
A tapped delay line for the purpose of distributing the input signals with one
nanosecond offsets to all the 16 channels of the hybrids was designed and built. This
implementation is shown in Figure 3-3 and 3-4; it is basically a transmission line with 16 one
nanosecond taps, constructed on epoxy fiberglass (G-10) material utilizing microstrip
technique. The result of this implementation was not satisfactory due to dielectric and copper
losses. A second version was built utilizing duroid printed circuit board, as shown in Figure
3-5. This implementation was also not satisfactory. Finally the approach was abandoned and
this problem resolved by staggering the timing of each channel by 1 nanosecond. The test
results of the delay line implementations are shown in Appendix 4.
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In what follows the developmentof the 1 GHz Digitizer utilizing the AN1000H
hybrid chips are described. It includes the characterization of these chips prior to hardware
design, design of the Digitizer circuit, and software for control and interface with the system
computer.
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|Figure 3-1, Lola Test Circuit
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Figure 3-5, Goddard Delayline
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3.2 Characterization of the AN1000HHybrid
3.2.1Designof the TestCircuit
The test circuit is shown in Figure 3-1 and 3-2. Since the objective is to characterize
the AN1000H hybrid analog memory module, the design includes only one chip. Each hybrid
has four inputs; in the 1 Gigasample Digitizer four hybrids are used and data is acquired via a
16-way multiplexer. Multiplexing is accomplished by a combination of delays in the timing
and data paths such that the data latched by each of the inputs is staggered by one
nanosecond referenced to time of actual occurrence. In order to achieve this, the
presamplers in the hybrids must be fast enough to accurately take their samples. In addition
the internal delay times must be known and included in the overall timing delay
consideration.
The sampling window and timing is determined accurately in a single hybrid. The
sampling waveforms should be the same as if it were one of four hybrids in the final system.
The delays should be identical or at one nanosecond intervals so as to represent one or more
noncontiguous repetitive samples out of the full set. Identical timing was chosen since it
would provide the easiest method of determining channel to channel variations in both
timing and amplitude.
In this test circuit on-board microprocessor is not included. The final circuit,
however, will be controlled by a combination of microprocessor and dedicated logic, which
will also unload and correct the data. Part of our objective is to determine the necessary
corrections, therefore raw data is being collected. The on-board A/D converter is connected
to a general purpose parallel port on an MS-DOS computer where simple programs in
BASIC or C can be used to unload and save the data for further analysis. Analysis will
include gain, offset and timing errors for each channel, offset and gain, offset and linearity
errors for each memory cell, as well as input frequency versus amplitude errors for each
memory cell, to check the sampling accuracy.
The power and control circuitry is not needed in the test board. It has been designed
with adequate power and heat dissipation capacity for 100% duty cycle. Power down circuitry
will be added later to determine its effect on performance and to determine minimum
turn-on and turn-off times.
Since only four channels are being driven, a resistive divider is used to provide
adequate impedance match. A signal function generator is used as a test source.
Referring to the circuit in Figure 3-1, several power voltages are required and a
number of timing signals as shown in Figure 3-6. The hybrid needs Vtt for termination of the





Figure 3-6, Timing Diagram
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Voltages needed for sensitive analog portions of the circuit are isolated from noise of the
digital circuitry by ferrite beads and bypass capacitors. There are two analog grounds, one at
the input of the hybrid and the other between the hybrid and the A/D converter. Isolated
analog sections of each plane have been created by partitioning the planes.
The timing signals are summarized in the timing diagram shown in Figure 3-6. The
AN 1000H collects samples during the high portion of the $12 an $34 signals. These samples
are latched in the presampler on the falling edge of $12 an $34. The data in the presampler is
transferred to a memory cell during DCLK high, and latched on the falling edge of the
DCLK. The relationship between $12, $34 and DCLK should be such as to maximize the
time from the falling edge of DCLIC DCLK also clocks the shift registers used to select the
next memory cell for writing. These registers are cleared when RSR and RST1 are low and
start counting when LSR and START-X go low, loading a 1 bit into the fast row and slow
column shift registers respectively. ORST is the same signal as RSR. All analog memory
locations are reset on the rising edge of ORST. END1-4 is used to determine the end of the
collection (WRITE) phase, so that the unload phase can be started. O2S is used to
synchronize the START-X signals. RST2 is held high to prevent read attempts during the
collection phase.
3.2.2 16-Way Active Multiplexer Design
Distribution of signals and time delay to drive the hybrids is accomplished by a
16-Way Multiplexer. System requirements and characteristics of the AN1000H hybrid dictate
the performance requirement of the multiplexer. Following are the design objectives:
Input parameters:






1 ns delay between each output
0 ± 360 mV
DC-360 MHz, flat frequency response






The designof the multiplexer is shownin Figure 3-3.The signaldistribution and
delayrequirementsareachievedbytappinga microstrip transmissionline at 16points, each1
nsapart. The line ismeanderedto reducelayout length andis adequatelyspacedto reduce
coupling betweenadjacentsegments.Circuit loadingat the taps isminimized by usingJFET
buffer amplifiers with high input resistanceandlow gate-sourcecapacitance.Current gain is
supplied bya bipolar transistoroutput stage.
The circuit is built ona 31-mill microstrip board utilizing G10 dielectric material.
The delay line is shownin Figure 3-4. SurfacemountpackagedJFETs areused.Initially, test
data is takenwith 3.3pF chip capacitorssimulatingthe gatecapacitanceof theJFETs. The
test results,showinggroupdelayand insertion lossasafunction of frequency,areshownin
Appendix 4. These measurements show that the transfer characteristic of the delay line has a
3dB slope down to 350 MHz, which is too large to meet system performance objectives. A
second design, shown in Figure 3-5, was tested. In this design lower loss dielectric material
(Duroid) was used. A slope of 1.2 dB was obtained, which is smaller but still considered
unacceptable. Therefore, this approach was abandoned, and the problem is resolved by
sampling the input signal at sampling times staggered by 1 ns from channel to channel.
3.3 System Description
The 1 GHz Digitizer system block diagram is shown in Figure 2-2, and the detailed
circuit diagrams are shown in Figures 3-7 through 3-10. A short duration of the input signal is
stored as discrete analog samples in a set of AN1000H Hybrids. There are four hybrids, each
of which has four channels. Each channel can capture a signal with picosecond precision
using fast pre-samplers, but requires a 16 ns cycle to store the sample. The four hybrids
provide 16 channels, each staggered by 1 ns thus acquiring a new sample every nanosecond.
The pre-sampler clocks are brought out of the hybrids in pairs, allowing for eight different
clocks (two nanoseconds apart). The two channels sharing the same clock are connected to
different signal paths, one having an extra 1 ns of coax delay in it. Each channel is 256 cells
deep, resulting in a total acquisition of 4096 samples, or over 4 microseconds of data. No
attempt has been made to shorten the acquisition cycle. After the samples are collected, a
readout phase begins, which transfers the successive sample of each channel to a fast 12 bit
A/D converter. Only a small fraction of the 4096 samples are actually needed, but the four
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channelson eachhybrid arearrangedsuchthat one mustbe completelyread before the next
one canbe started.The time (andpowerconsumption)of this requirement is minimized by
rapidly clockingout the samplesbefore andafter the desiredsegment,andslowingthe clock
to the speedof the A/D converterfor thesampleswhich areactuallyneeded.This processis
currently implementedusingfixedconstants,but could bemodified to identify the regionof
interest,with a small increasein on time. The cellsbeyondthe end of the regionof interest in
the fourth channelin each hybrid do not need to be clocked out at all, so the closer the
desired data is to the beginning of the buffer, the less time will be required in the unload
phase. The readout clock and A/D converter control are generated in software in the
microprocessor. This is a full time task during that interval, and could not have even been
considered on a slower processor. For this reason, no processing is done until the readout is
completed. Upon completion, the data is scaled by gain and offset values stored from a
calibration sequence and transferred to the host system. Calibration consists of starting the
calibration sequence, providing a fixed voltage input, doing an acquisition cycle, providing
the value of the fixed voltage, changing the voltage, and repeating the process as many times
as desired (3 minimum, 16 maximum, 6 to 10 suggested). A final call to the calibration
routine converts the accumulated summations into slope and intercept parameters for each
cell. Separate calibration data is necessary for each cell because of variations in the sample
and hold capacitors which store the samples. The host system communicates with the A/D
system by means of a 16-bit bi-directional data bus with 6 handshaking wires. A command set
is provided that allows not only calibration and operation, but also allows reading and writing
(except EPROM) all data memory and code memory addresses, individually or by blocks,
and input or output to any I/O address. Extra commands are reserved which are initially
NOP's but can be patched to provide added functionality, even in flight.
In order to minimize power consumption and heat dissipation, power duty cycling
has been implemented. Many of the power requirements, including all of the GaAs and ECL
logic are needed only during the four microseconds of acquisition. These are known as the
write loads. Several other voltages are needed only during acquisition and readout. These are
known as the read loads. All switched voltages turn on within 5 microseconds, and are
designed to be stable within 10 microseconds. Another 10 microseconds is allowed for the
circuitry drawing the power to stabilize. Ten microseconds is allowed as a trigger window,
and another 10 microseconds for the acquisition and shutdown of the write loads. The read
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3.3.1 Signal Input Stage
The input amplifier is constructed in two section, as shown in Figure 3-7, each
having two stages. The sections are identical except that one section has no delay, the other a
one nanosecond coaxial delay line. The first stage is a buffer amplifier which provides
minimal loading of the input signal to allow bridging of the two stages, and low enough
output impedance to drive the eight second stage amplifiers in parallel. The input signal is
terminated in 50 ohms at the end of the 1 nanosecond length of coax. The second stage
provides minimal loading to the first stage and a 50 ohm output to match the hybrids. A
wideband amplifier having a frequency response which is flat from DC to 350 MHz pushes
the state of the art in semiconductors and integrated circuits. It would be much simpler if DC
coupling were not required, or if a DC offset could at least be tolerated. DC coupling was a
requirement partly to simplify calibration, and partly because any coupling capacitors which
could charge and stabilize during the 20 microsecond turn on time would not pass low
enough frequencies to leave the pulses being measured undistorted. Operational amplifiers
represent the most straightforward method of providing DC coupling without significant
offset. The recent development of current feedback op-amps allows their use to frequencies
in excess of 300 MHz. The CLC 409 was chosen for this application. With careful
construction practices it can be built into a system which is fairly flat to 350 MHz.
3.3.2 Staggered Clock Generation
In order to acquire samples with 1 ns resolution, a 1 Ghz dock with fast rise and fall
times must be the basis of the timing logic. A SAW oscillator was used for this purpose. The
oscillator is connected to a power splitter which provides an external output for other uses,
and a clock signal to a GaAs shift register. The shift register is connected to circulate a
pattern of 8 zeros followed by 8 ones. By tapping this signal at various stages, the four 16 ns
clocks were provided (one for each hybrid, four nanoseconds apart). The eight pre-sampler
clocks come from GaAs gates which generate pulses based on the time it takes for the basic
clock transition to pass from one tap of the shift register to a tap two stages later. This
provides a 2 ns wide clock pulse every 16 ns. Eight of these gates provide pre-sampler clocks
staggered by 2 ns intervals.
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333 Analog Memory and Presampler
The heart of the system is the set of AN1000H hybrids. Each of these memories have
four signal inputs, two pre-sampler clock inputs, one data transfer clock input, and various
control signals, as shown in Figure 3-8. The control signals are generated by TFL logic
derived from the trigger signal and the data transfer clock for the first hybrid. The control
signals must be delayed by 4 ns per hybrid. This is done by re-clocking them for each of the
other hybrids, using a 47AC174 quad D flip-flop docked from that hybrid's data dock. All
pre-sampler and data clocks are routed over 50 ohm controlled impedance traces whose
paths are match to within 2/1000 inches to minimize external channel to channel skew. The
internals of the hybrids exhibit some skew, as was shown earlier. It has been assumed that this
skew is consistent from device to device. The signal inputs to the hybrids from the front-end
amplifier are connected via pieces of semi-rigid .141" coax cable. The pieces are all the same
length, except for variations calculated to compensate for the internal skew. The following
table shows this:
CHANNEL RELATIVE DELAY CABLE LENGTH
1 200 ps + .9"
2 0ps
3 135 ps + .6"
4 260 ps + 1.2"
The hybrids require numerous voltages (see Figure 3-8), all of which are duty cycle
switched, some write cycle only, other stay on until the end of the read cycle. The read cycle
also has its own clock and control signals which are derived from I/O circuitry on the
microprocessor. This approach simplifies the hardware, and adds flexibility. The analog
output is shared between all sixteen channels on all four hybrids. It consists of a differential
amplifier with feedback, followed by a gain stage, which drives an A/D converter. The A/D
converter has 5 volt and 10 volt inputs which are tied together to give a three volt full scale
sensitivity. Its input is bipolar, which fits well with the output of the hybrids. No offset was
included. The A/D converter has a built in sample and hold, and is very easy to use. Each
read starts a new conversion. This does mean that a priming read must be given, or
conversely, the first data element is discarded, and an extra read is done at the end. The 5
volt supply to the AID converter had to be left on all the time because the converter is
connected to the computer data bus. A bus buffer chip would have solved this had it been
anticipated. The -12V supply is switched. Because the original intention was to switch the
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+ 5V supplyalso,the reference voltage is filtered with a much smaller capacitor than the
recommended 47 uf. This may need to be changed if it adds too much noise.
3.3.4 Microprocessor Interface and Communications Circuit with Host Computer
The microprocessor is a UT1750AR RAD hard RISC processor, as shown in Figure
3-9. It uses a Harvard architecture, having separate code and data memory. Only the lower 16
bits of the code address are decoded, with the first 32k being EPROM and the last 32k
SRAM. The only thing in SRAM by design is a command jump table and a few small utility
code fragments. These are copied from the EPROM. The remainder of the SRAM is
reserved for extensions, including in-flight modifications. The data memory consists of 64k
bytes of fast CMOS SRAM. The original intention was only to populate the first half. Most of
this is used up by calibration tables and the data buffer. The second half is unused at present.
An RS-232 serial port is built into the processor, but is of limited use because it does not
generate interrupts. It is not needed in this application, although a level translator and
connector have been added to allow for its use. If it is not used, it may be desirable to cut the
power jumpers to this chip to lower the power consumption. I/O decoding is done with a
74AC138. In addition two 74HC259's provide latched output discretes which are set by
writing (anything) to a specific I/O address, and deared by writing to one address lower. U75
deserved particular mention because its clear input comes from U76-QT. This means that
when U76-Q7 is high, I375 acts like a decoder, with all outputs low, except for the one being
addressed at a particular moment (if any). This allows short positive pulses to be output
instead of levels, which is used to generate the fast two phase read clock used to skip cells.
The other outputs of U75 have been inverted as necessary so that their cleared state would
be compatible with this operation. Two 74HC.573's provide a 16 bit status word. The low byte
contains various handshake signals, while the upper byte is a copy of the read and write end
signals of all four hybrids. These latter signals are not likely to be used in operation, but are
useful for testing. U72 may be optionally removed for in flight use to conserve power,
although its consumption is minimal, mostly derived from the extra capacitive loading it
provides to the bus. Host communication is provided by U79 - U82 (74HC574's) and U83
(status latches). The protocol for this is described elsewhere, and a listing of the software is
given in Appendix 1. Notice that U83 is level sensitive, and responds to the leading edge of
the pulse. This means that pulses should be less than 500 ns wide so the micro does not have
time to start a new operation before the old operation is completed externally.
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3.3.5Power Supply Duty Cyde Control
The power supply consists of three sections. The first is fixed voltages. The
microprocessor subsystem needs a constant source of + 5V. The 1 Ghz oscillator and the
RS-232 level shifter need a constant source of + 12 V. The second category is switched
versions of input voltages. In addition to the above voltages, 6.5V, -5.2V, and -12V, are
provided to the system. These voltages and + 5V are switched by power mosfets as needed
for the write loads and read loads. In each case the switching signal passes through a
capacitor to insure that it will time-out in hardware in case of a microprocessor upset or
glitch. The third category is switched derived voltages. The write loads need, in addition to
the above voltages, + 5.3 V, -2 V, -3.4 V, and -4 V, as well as two offset bias voltages. These
are generated by power mosfets controlled by op amps. An LM385-2.5 is used as a precision
reference. The original intention was to power it on and off for the 40 microseconds of the
write cycle. However, it has several internal capacitors which cannot charge that rapidly, so it
is left on, lightly loaded all the time. A copy of the write power control signal is current
limited in a 110 ohm resistor and damped by this regulator. This signal provides a regulated
pulse to the op amps controlling the mosfets. When this signal is off, the op-amps shut off the
mosfets, and when it is on they regulate the output of the mosfets to the desired voltage.
Extra resistors and capacitors were required to provide dosed loop stability of the op-amp
circuits, while at the same time providing the rapid turn on and settling needed by the loads.
The pulse which is damped by the LM385-2.5 is also capacitor coupled to provide a
hardware time-out. This is especially important here because the mosfets which are
regulating must dissipate power and are not heat sunk for continuous dissipation. Also the
write loads, especially the GaAs, are not heat sunk for continuous dissipation. IT IS VERY
IMPORTANT NOT TO BYPASS THIS DUTY CYCLE LIMITING.
The decision of which voltages to require as inputs and which to derive was based on
power consumption considerations. All constant power sources were made inputs, since any
regulator drops in these would represent full time power consumption and heat lossesl It is
assumed that these voltages can be generated externally with high efficiency switching power
converters. Second, all voltages that would represent a major drop from the next higher
available voltage are required as inputs. The + 6.5V input for instance would be very
inefficient to derive from + 12V. The remainder of the voltages are derived from these
voltages, using the mosfet regulator/switches. The voltages are all write cycle loads having a
40 microsecond duration and a .1% duty cycle, so the losses in the regulator represent a very
small fraction of the total power consumption.
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3.4 Testing
3.4.1 Characterization of the AN1000H Hybrid
The hybrid is characterized in the test circuit shown in Figure 3-1. It is docked at
62.5 MHz, which is the DCLK dock. The same clock rate is used for the presampler inputs,
which are 2 ns wide. The difference between this test circuit and the final implementation of
the 1 GHz Digitizer is that the latter consists of four hybrids, for a total of 16 inputs, while
the signal to each input are delayed by a different amount, with the differences being exactly
1 ns apart. This provides 16 equally spaced (1 ns) signals every 16 ns (at 62.5 MHz). For
initial testing the test circuit was connected to a 20 MHz function generator, set to produce
SINE, SQUARE, and TRIANGLE waveforms at various frequencies. The analog memories
(in the hybrids) is filled from this source (all four channels in parallel), and then read out
(sequentially) using a 400 Msamples/s 6-bit digital oscilloscope to observe the waveform.
Plots from the digital oscilloscope are given in Appendix 3. A full set of 256 samples requires
4.096 microseconds to collect, and sequentially reading back the 1024 samples takes 9
milliseconds. Therefore the frequency of the input signal is reduced by approximately 500 to
1.
In this procedure there are several limitations. The four inputs are resistively
isolated, causing significant loss of signal, hence requiring maximum output from the
function generator. Consequently, little room is left for baseline offset, and may have
contributed to some clipping of the waveform. In addition, the oscilloscope resolution of 6
bits tends to exaggerate the noise content of the waveform. The signal would normally be
sampled by a sampling A/D converter just before each transition, when it is most stable. The
oscilloscope, however, shows all the waveform settling and glitches, which otherwise would
not be digitized. To isolate the digital from the analog signals two planes are used, which are
segmented. The test results are given in Appendix 3. Figure A3-1 shows the input signal
(lower trace) captured by the test circuit. The upper trace is a frame sync signal which defines
the beginning and end of the capture interval. The input signal was a portion of the rising
half of a 100 KHz triangular wave. The noise on the signal shows the typical resolution and
noise of the oscilloscope.
Figure A3-2 shows the output (readback) signal resulting from the input signal.
Similarly, the upper trace shows the frame sync (read frame) signal used to define the
beginning and end of the readback interval. Notice that there are four copies of the input
signal, corresponding to the sequential readback of the four channels. These four copies
should be identical. The end purpose of this test circuit is to quantify channel to channel
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variations. In FigureA3-3 the same signal as in Figure A3-2 is shown using a faster timebase
so that the first channel is given an expanded view. This allows a detailed look at signal
variations and noise. Figure A3-4 shows an even faster timebase, so that the individual cell
readout is clearly visible. Cell changes occur at 9-microsecond intervals. Notice in the latter
two cases, while there is considerable noise on the signal, the largest spike occurs
immediately after a cell transition followed by one occurring near the midpoint of the cell.
The last microsecond before a transition remains relatively noise free. This is the point for
optimum sampling and digitization.
A 2 MHz triangular input signal is shown in Figure A3-5, and its corresponding
output waveform is shown in Figure A3-6. The three discontinuities appearing at the output
are not errors, but represent the transition from one channel to another. In order to show this
boundary, the input signal frequency is chosen not to be a multiple of the sampling window.
With a 1 MHz input sinewave, the output is shown in Figure A3-7. The channel to channel
transitions are even more dearly visible. In Figure A3-8, the same output is shown with a
faster timebase to show only one channel output. The input sinewave frequency is increased
to 20 MHz and the resulting output is shown in Figure A3-9. Since there is no output
filtering, the beat frequency between this signal and the 62.5 MHz clock is perceptible in the
output waveform. The top trace belongs to the sample/hold clock used by the A/D convener
which samples the output. The sample phase ends with the negative edge of this dock, which
occurs immediately before the cell transition of the hybrid. The first two clock pulses are part
of the initialization process, thus do not present valid data.
From the test results several conclusions are drawn. First, the basic concept is viable.
The test circuit captures and reproduce the waveforms. Second, the signal-to-noise ratio is
adequate for the intended application. Third, there is some channel to channel offset which
needs to be dealt with during calibration. In the remaining test results, given in Appendix 3,
further test and analysis are performed with input signal frequencies up to 1 GHz. Output
waveforms are displayed with errors due to offset and gain variations. Their corrected
versions are also given.
3.4.2 System Tests
A number of tests and considerable debugging of the system were performed,
although it was not 100% functional or tested when the funding ran oat. The microprocessor
and support logic and memory have been fully tested and are fully functional. The intended
software has been written, a listing is given in Appendix 1. The startup and monitor code
have been fully tested and debugged. The one addition which might be made in this area
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would be self-test routines, such as RAM test, EPROM checksum, and as much I/O testing as
the design allows for. The conversion cycle routines have been partially tested. The cycle
progresses properly without any time-out or errors. The write cycle appears to initialize the
system properly, and respond to status properly. The read cycle seems to generate the proper
clock and control signals, operate the A/D converter properly, store data in the correct place
and scale and output it correctly. Because no calibration has been done and not useful data
retrieved, this section is less than fully tested. It has been determined that output data is
dependent on input signal, but with the limited amount of testing done, it was not obvious
that the output data was a reasonable representation of the input signal. The calibration
routine has not been tested at all, and is not guaranteed crash free at this time. A copy of the
C code (known to work) from which this routine was derived will be provided with the system
as an aid to understanding and debugging this routine. The C code is based on processing one
cell at a time from several files, each containing data at a different calibration point. The
1750 code by contrast was designed to accumulate the necessary intermediate values for each
cell, one calibration point at a time, and then transform the result to slope intercept form
afterward. The power circuitry has been tested. All power supply voltages achieve nominal
value within 5 microseconds after turn on. Turn off decay depends on the current drawn by
the load, and the number and size of the bypass capacitors across it. Current fromthe source
stops within a microsecond or two after the shutdown command. The hardware time-out
circuitry has also been tested and works properly. The signal input circuitry has been tested,
both with static power and duty cycled. The value of the feedback resistors has been
optimized for maximally flat frequency response. The trace between the first and second
stages was found to be inadequate at 350 MHz, and had to be supplemented with a wire. The
amplifiers furthest from the source were showing more attenuation. No testing has been
done on the coax path length. This testing cannot be done until calibrated signals are
available from the system. The test procedure should consist of calibrating the system (DC)
and then placing a sine or triangle wave of 20 to 50 MHz and full scale amplitude into the
system and examining the output data graphically. Timing errors will result in certain
segments of the resulting waveform being higher or lower than they should be. A short path
will cause a rising slope to appear higher than expected, and a falling slope to appear lower.
This is in contrast with gain errors which will always appear closer to (or further from) the
midpoint than expected, or offset errors which will always appear higher (or lower) than
expected. If every other channel is off, the 1 ns delay coax will need trimming. If random
channels are off, the coax between the input amplifier and that channel must be trimmed.
The clock and control signals have been examined. It is not possible with the
available equipment to fully check out the GaAs clock signals for duty cycle and phasing in a
3-23
pulsed system. This is because the available oscilloscope is not fast enough for real time
sampling, and the pulsed signal was not long enough to be captured using repetitive
equivalent sampling. The signals were verified to be present and on frequency, while the
control signals were verified to be present and appropriately timed. The write cycle was
measured at 40 microseconds, and the read cycle at 2.8 ms (this is sample size dependent).
The read clock was checked, the fast dock was 840 ns and the slow clock was 3.3
microseconds. Both had the expected number of pulses for the skip and sample values used,
and were checked with different values. The START-2 signals were check and found to be
inserted properly. No check was made of any end signals, although since the software does
not read out the trailing skipped values from channel four of the hybrids, no end signal would
have been visible unless all channels were read.
3.4.3 Special Operations Instructions and Notes
The power inputs are assumed to turn-on simultaneously. If it is necessary to
sequence them for external reasons, the order should be + 5 and + 12 first -5 second and
then + 6.5. The -12 can be turned on anytime with or after + 12. There is hardware and
partial software support for software triggering of a conversion cycle. This is included for
testing and calibration purposes. The variable SoftTrig is set to 0 (disabled) on a cold reset.
It may be changed to non-zero using the monitor write instruction. When it is non-zero, the
software does not wait for a hardware arm signal, and supplies an internal hardware trigger to
start an acquisition cycle. This trigger is generated approximately 30 microseconds after the
acquisition command is given by the host, when SoftTrig is non-zero. All testing if the system
has been done using this method of triggering. It is possible, and may prove desirable, to
eliminate the hardware ARM command. Since the host system is likely to have control over
the subsystem responsible for the data to be collected, it could issue the acquisition command
at the time the system needs to be armed. One easy way to implement this change is to
separate the bits of the SoftTrig variable such that one bit is used to skip the ARM check and
another to force a software trigger. Presently both tests simply check for a non-zero value. In
Appendix 5 the description of hardware interface with the system computer is given.
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4.0 CONCLUSIONS AND RECOMMENDATIONS
The design of the 1 GHz Digitizer for Space Based Laser Altimeter has been
completed. A feasibility model was built, and partially tested. Testing was not completed
because of the limited funding available at this time. However, a unique method of digitizing
wideband signals (350 MHz) with very low average power consumption was developed and
proven to be feasible. The heart of the system is a state-of-the-art hybrid memory chip
(AN1000H) with built in presamplers. Sufficient hardware testing has been performed to
give assurance that the developed technique is feasible. Because of the much lower power
consumption achieved as compared to the initially expected amount, a continuous 1 GHz
timing output (from a SAW oscillator) is afforded within a limited power budget. A software
package to control various functions within the digitizer and to communicate with a host
system computer was also developed. Unfortunately, the allowable budget would not permit
debugging and testing of the software. Because the status of the digitizer is so close to
completion, it is recommended to extend funding of this project to complete all necessary
testing and packaging to obtain a working model. At this point technical risk is minimal if not
nonexistent. At the completion of this feasibility model, the logical action is to develop a
space qualified unit for future space exploratory missions.
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APPENDIX #i
;This file is designed to be assembled with CROSSI6meta-asseubler
; version 2.0
;File created 9 August 1991
; by Wilton Helm
; last modified on 10 September1991
;Containsstand-aloneUTI750ARassemblylanguagecode In native
; modeto controla I Gs/s A/l)convertersystemusing /mal_ek
; h_rld analogmemorymodulesIn a 16-wayInterleavedfashion.
;Code memorymap is as follows (addresses are 16 bit words):
; O000h to 7YFFh Is EPROHcontaining startup and core code.
; 8000h to FFFFh Is SRAMcontaining linking tables loaded from
; EPROMand dynamicallyaddedcode modules.
; lO000hand up are not decodedand wrap Intoaboveareas.
;A separate64k x 16 bit data addressspace is populatedwith
; SIU_t, and used as described by data equates below.
;A separate I/O space is decoded as described by I/O equates below.
;Special note should be given to the hardware signals O1Y and 02Y
; which are a two-phase, non-overlapping readback clock
; generated in software. There are two modesof generating this
; signal. For skippingcells,a high speedmode Is usedwhere
; U75 is placedin non-latchlngdecodemode (by assertingits
; CLEAR pin). Writesto OIYHiand 02YHi In thls modegenerate
; pulses on the respective lines. For readingcells, the CLEAR
; is removed and OIY and 02Y become latchl_ outputs which must
; be set by OIYHt and 02YH1 respectively, and cleared by OIYLow
; and 02YLomrespectively,These commandsare interspersedwith
; suitabletimingwaits,_ reads and 1oopcontrolcommands.
;Note that the assembler used makes no distinction between
; code and data objects. Both share the same slmboI table space.
; It Is up to the programmerto use symbols appropriately. Code
; space sylbols are used only with LRI and STRI Instructions.
;The assembler uses one possiblynon-standard meeonlc form.
; couldnot see a way to differentiatebetween:
; sat RO,R4 ;shift right 4 places
; and
; sar RO,R4 ;shift right by amountspecified
; ;In register 4
; so I adopted the following convention for the forest case:
; sat SO,R+4 ;shift right 4 places
; and for consistency:
; sat RO,L+6 ;shift left 6 places
00000
00000
WDLN2 ;word length (width in bytes) for the 1750














;start of _ code space
;address table for commandexecution
;address to return to after commandexecution
;address of warmstart routine.
;routine to post checksumchanges




















;32 bit sumof code
;number of samples to keep (per chan)
;number to skip before starting (per chan)
;non-zero If software trigger should be given
;non-zero If calibration In process
;suuatlon of correct calibration values
;count of numbero1 calibration values used
;Hold value for skip, used during callb.













; ending at 6FFFh
;m from y : m * x + b
;b
;used for curve fitting, overlays gain
;used for curve fitting, overlays offset
;used for curve fitting. Sqrs and Vctr




























;1)lt_wrlte and read word to host
;read to get system peripheral status:
; I)4) : I when host ls giving comand
; bl is RS-232 handshake(CrS)
; b2 Is I)HAff_K (0 : DATAread _ host)
; b3 Is I)tiARkV(0 : DATAready to read)












; b5 : 0 at end of read cycle
; set to 1 by reading I/O6m_
; !)6 : 11_nen triggered and O at
; end of wlte cycle
; I)7 : 0 for _M system request
; I)8 Is *END2-1 from hybrid
; b9 is *END2-2 from hybrid
; blO Is *ENI)2-3 from hybrid
; bll Is *ENI)2-( from hybrid
; b12 Is *ENDI-I from hybrid
; bl3 is *E_1-2 fromhybrid
; b14 Is *£NDI-3 from hybrid























;The following addresses are activated by
;writing. The value written Is ignored,
;only the address matters.
50h ;resets the write logicwhich Is not
;needed during read
51h ;releases reset
52h ;resets write logic _lch must not
; be reset during read
53h ;releases reset
54h ;removes power from write logic
55h ;applies power to write logic
56h ;removes power from read logic
57h ;applies power to read logic
(NOTE:RdP_ Is needed for Write as well)
58h ;prevents trigger signal from
; starting a conversion















;end of software trigger
;Indicates next word to host Is data
;indicates next word to host is status
;turns 6X writes into pulses
;this alloys 01_ and 02Y to operate
;faster for skipping cells not needed in hybrids
;changes 61 writes into latched data
;this modeIs needed for all
;handshaklng to hybrids, and for actual
;data reading




































;resets hybrid read logic
;sets 01_ clock line low
;sets OIY clock line hlgh
;during fast read, pulse this for OIY
;sets 02Y clock line low
;sets 02Y clock line high
;during fast read, pulse this for 02Y
;trailing edge of START2-I signal to hybrid
;leading edge of SWAT2-1 signal
;trailing edge o£ S_T2-2 signal to hybrid
;leading edge of START2-2signal
;trailing edge of ST_T2-3 signal to hybrid
;leading edge of ST_T2-3 signal
;trailing edge of START2-4 signal to hybrid
;leading edge of ST_T2-4 signal
;reads A/I) converter and starts next conversion
;write this address to generate a






Short term temporary use
Subroutine return address register
Interrupt return address register
(return registers need only be 16 bit in this system,
since there Is only 64k of code space. )
00000000
;PROGR/_CONSTANTS


























;Reset caused a warm start
;Beset causeda cold start
;Conand completed
;Data rcvd when commandexpected
;Commandrcvd when data expected
;Commandrcvd before requested data sent
;Commandrcvd Outing/VI)cycle
;statusword:no trlggerafterarm




































































































































ACC,RstWrOEn ;value in ACCdoesn't matter












; and software trigger
;no status word ready
;this resets RsLRDIs, OIYLow, O2YLow,




hardware needed for interrupts
RO,STATUS ;getstatus word and check Commandbit
RO,_d































; no match, restart from scratch








mow _C, WarmLlnk ;get address of user warm start
lrt RO
call RI6,RO ;execute It (will not return
; but will ]ump (call) warmend)
mov RO,WarmStat
startcom:




ACC,ENBL ;turn on interrupts
;set status flag
;output status word regardless of
;handshakln9
; REGISTERUSEAGEBY MONITOR
; RI low portionof addressbeing accumulated
; XR2 startingaddressfor range
; XR4 ending address for range
; R6 non-zero if address Js in code space
; R7 data portion of commandword







































;setlow portionto zero initially
;setstartingaddressof I
; and ending address of 0 (done)
;set to data space
;seeif dataavailable
; no, wait
; yes.test for commandsequence
;get command
; not command,error


























;set data space flag
;get rest of command















;place upper bits in starting address (2}
;shift right4
;andcombinewith low bits
;get rest of command



























;place upper bits in starting address (3)
;shift right 4
;and combinewith low bits
;go read It and put on bus
;set end : beg for one word ()tmp taken)
;place upper bits in starting address (4)
:shift right 4
;and combinewith low bits
;wait for data and write it




























































































;place upper bitsin startingaddress (5)
;shift rlght 4
;and combinewith low bits
;set up return address
;indirect Jump. return Is:
; CALL RI6.RI6
;which will re-enter the monitor
;place upper bits In ending address (6)
;shift right 4
;go read it and put on bus
;combine with low bits (Jump taken)
;place upper bits in ending address (7)
;shift right 4
;wait for data and write it
;combine with low blts (Jump taken)
; (8)
;read I/0,and put on bus (Jumptaken)
;see If data available (9)
; no. wait
; yes, is it data or command
; command,error - don't continue
; (errormsg - _ If jc)
; data, read It
;outputdata to I/0 address(Jumptaken)
;truncate modulo 16
; and divide by 16 to get
; skip value per channel
(I0)
;roundup modulo16 (II)
; and divideby 16 to derive
;don'tallow 0 or negativevalue
; or morethan 4096 {/16)
;default to 128 (7 * 16) if Invalid





























































































;more data to send?
; no, return completed status
; (used if )c)
;code or data?
; data
: code, readnextword to send
; data, read next word to send
;ready for nextpass
;get statusword
;see If data rcvd
; yes, should not have been
;buffer empty?
; no, wait











































































;see if data rcvd
; no, wait for it
; yes, data or command?
; col=and, error
; (error msg - needed if ]c)
; data, read it
;codeor data memory?
; data
; code. write word
; data, write word
;ready for next pass
;more to come?
; yes, continue

















































; no, incrementtimer (65536 is fail)
; I00ms. time llmit,not out












I/O addressof O2YHi or O2YLowas needed
Bufferaddresspointer
Channelmmber (I - 4) withina hybrid
Hybrid number(1 - 41












































































;If Software triggered, don't
; walt for hardware arm
;Wait for hardware Arm status
; Arm request received
; No krm request yet, check for abort
; No data ready, loop
; Data ready, Is It command
; Couand, 91ve abort status
; Data, abort with data error
;Turn on power to all of _ system
;Reset all of k/D system
;disable tr199erln9
;dlsable SN tr199er initially
;Reset read latches
;wait 20 us for power to settle
;loop time 4 cycles : 1/3 us.

























































































_C, Slowl_ead;end read latchreset


























; yes, walt 10 sore us.
; and then trigmr It









;Reset and power down everytnlng

























; yes, time it
; not out
; timedout, error















































; (this must occur after RstWrOZn)
;end softwaretriggerpulse if given




;load OIYHIaddress into register
;set up start address for this hybrid

















;whichends here, may be able to be simplified.
someof the knalytec documentation Indicates that
the start pulse is positive edge triggered inside the
analog memory chip. If this is so, the abo_ code
need only trigger it initiallyand the go dlrectly
Into fast read rode to skip unused cells at t_ beginnimJ.
It vould look like this:
otr
otr
k£C,FastRead ;this eliminates the need for
RstRDls as wll
ACC,RO ;sendout startpulse

















;numberof channels per hybrid
;numberof cells to skip initially
;test for zero
Rg,02YHI ;set up second register needed
_C, FastRead ;set to fast mode
RI3,1 ;decrement and testcounter




















































;loop as needed (2 cy)
;Phase 2 pulse, even If br taken (3 cy)
;this loop is 10 cycles long, so































ACC,SlowRead;return to slow mode
kCC,R8 ;start a cycle to prime the A/D
Rg,O2YLow ;set up address needed by slow read
ACC,OIYLow
ACC,O2YHI ; (1 + 3 cy}
RO,_ ; (4 cy)
; {2 cy}
kCC,R9 ; {3 cy)
Rl3,Samples ;| to read (3 cy)
R13,Samples ;waste time (3 cy)
ACC,R8 ;Phase IY High {3 cy}
;waste tlme (2 cy)
; {2 cy)
RO,OIYLow ; (2 cy)
ACC,RO :Phase IY Lo {3 cy)
RO,O2YHI ; (2 cy)
Rl,kl) ; (2 cy)
RI3,1 ;loop counter {2 cy)
ACC,RO ;Phase 2Y HI (3 cy)
RO,RI ;ReadA/D & restart (3 cy}
RO,RIO ;Store value In bu[ (3 cy)
NOTE:full 16 bits stored, top four are not
validand must be stripped before use.
Acc, R9 ;Phase 2Y Low (3 cy)
RE,RPhO ;lap based on El3 (4 cy)















;see If more channels in this hybrid
; no, go to next one
; yes
;Numberof cellsskippedis 256 -
; the nu_er to be read, I for bogus
; read used to unload k/D last time
;if all cells to be read, don't skip
;part of the skipped area will be the
; remainder of this channel, the rest







;reset read logic and
; remaining mite logic,
; and power it down
;Is calibration in progress?
; yes, return status
; (if 1c}
;IX) ROTattempt to correct data and
; return It if calibrationis In process.
; The resultswill be at best 9arbage.
; At worst It mightcause an overflow
; or underflow error.






FOR cell : 0 to Samples - l ;cell within each channel
For chan: 0 to 15 ;channels multiplexed
data : ADBuf[chan* Samples* cell] ;rawdata
galn : ADOalnlchan* 156 + cell • sklp) ;galncorrection
ors : H)Ofslchan* 256 + cell + sklp) ;offsetcorrection
res : (data * galn)/ ¢096 - offset ;correctedvalue
Gain and offsetvaluesexistfor all cells,data values
exist only for requestedcells,thusprovidingthe tables
with two differentsize multipliers.
Valueswere collectedin Hybridunloadorderfor maximum
unloadspeed,and thusminimumpower consumption.The
data Is interleavedthroughoutthe 16 channelson the four
hybrids,and thusmust be retrievedin a differentorder
so as to come out in true timeorder.
The gain values have been multiplied by 4096 to allow
scaling both upward and doun_rd, the multiply should be
done in a 32 bit register and then the result divided by
4096 (or shiftright 12).
The offsetsare subtractedoff afterscaling,not before.









































;cell number(0 to Samples - 1)
;numberof cells collected per channel
;channel number {0 to 15)
;calculate index to kDBuf
; chan* Samples
; • cell
; • base address
;get raw data
;mask garbage and setup double word








RI2 kDOfs-kDGaln ;newbaseaddress, for offset
RI3,BI2 ;get offset correction































;see if data rcvd
; yes, should not have been
;buffer empty?
; no, trait






























mow RO,IllData : {used if )c)
; CalO loadsthe entiregain tablewlth I (unitygain)
; and the offsettablewithO. Theseare obviouslynot
; accuratevalues,but serveas a startingpoint until
; calibrationcan be done. This routineIs calledon

















;addressof beginningof gain table
;addressof beginningof offsettable
;tablesize {256 * 16)







;Routineto generatetableof gainsand offsets. There are three
;waysto call this routine. The firstcall{whichnoticesthat
;CalFlagis not set)sets it and initializesthe york areas.
;Mile CalFlagIs set, thiscallcannotbe repeated. The A/D
;cyclewlll not returndata whenCalFlagis set, only a
;completioncode. Thls initialcall alsosets the sklp valueto
;zeroand Samplesto 256 to providea completecalibrationtable.
;(Thismay not be a good idea,as timingand relatedtemerature
;variationsmaymate calibrationunderactualsklp and sample
;conditionsmore accurate.)
;Subsequent calls to calibrate should occur after each A/I) cycle.
;They providethe value {0 to 4000)representingthe voltageused
;In that callbratloncycle. Thesecallscause a summatlonof data
;valuesto occurwhlch wlllbe usedlaterby the curve fltter.
;Theactualvaluesgiven wllldetermlnethe scall_ of subsequent
;data. l.e. 0 to I000for 0 to I v wouldyleld I my per count.
;The finalcall to calibrateis done after all calibratecycles
:have been completed,and the summationshavebeen done. llm
;callis done wlth a data value of 4095(OYYFh)_Ich signals
;completlonof the callbratlon.A leastsquaresfit Is done,
;flttlngthe data to the equationy:m ' x, b. The valuesof m
;m_db are used as @kdOalnand _Ofs respectively.CalFlagIs
;agalncleared,allowingnormalprocesslngto resume.
;Motethatthis routinedestroysi_)Oalnand _Ofs by uselngthe
;samearea of memoryas vorks_ce. It shouldnot be aborted
;wlthoutcompleting.
REGISTERUSEAGEBY CALIBRATIONROUTINE












































































































































































































































;is calibration in process?
; yes
;loop counter used in all cases
; no, set up to start
;clear array area




;Return with completed status
; (if ]c)
;termination code?
;set up pointers to arrays
; yes, computenew corrections
; (either way)




;acid it to sum
;ready for next pass
;square raw value
;add squareto sue of squares




















































































































































































;ready for next pass







;Set up pointers specific to this part
;get sum of data
;ready for next
;copy It
; (unsigned to double precision)
;divide by numberof points.
;R9 Is an important intermediate
;sum * R9
;subtractfrol sum of squares
;denominatorof gainter=
;get constantvector
;subtr. sumof correct values * R9
;numerator of gain term
;if numerator Isn't too large,
; multiply It by 4096 to scale gain
; otherwise dividedenominator by 4096
;gain
; and store It
;galn* sum of data
; undo scaling for this
;sum of correctvalues





















































































add RS,I ; (If)c)
lr Rl, CalSkH




str Rl,CalFlag ;Clear CalFlag
Jc x, statout
mov RO,Cupltd ; (if jc)
;Routine to calculate checksumof code _ to determine If It
;has been corrupted.
;This routine should be called, followed by "str XRO,CodeChk"
;when the system Is cold started, and after any modification
;to the code RAM(stri to 8000h to FFFFh). The codewrite
;commanddoes NOTdo this automatically. It ls necessary to
;do a code execute at address 801Ih after code writes.
;Chksum may be called anytime the integrity of the code RAMIs
;in question. The value In XROshould agree with the value
;stored In CodeChk. Chksumis automatically called before a warm
;start and if code Pig4doesn't check, a cold start is done
;instead.
;Destroys ACCand R2, returns to RI6
Chksum:
cklp:
mov ACC,ImgDst ;t_ere to check
mov XRO,O ;initial sum
lrl R2 ;value at address
add XRO,R2 ;add to sum
inr XR2,_CC ;copy to 16 bit register so comparerill vork
cmp R3,CRkl_e ;done?
br NE,cklp ; no, cont
add ACC,I ;next place to check
call R16,R16 ;return with results in XRO
;RAMII_GE DATATO LOADAT 8000h In
Image:
CodeLow ;C_ :
d_ DataLo_ ;C_ :
dwe StHIRno ;C_ :
SLHIRd ;C_ :
ohm= SLHIWr ;C_ :




dwe IOWr ;CHI) :
dwe SetSkp ;CMD:
o_m _nAcq ;C_ :
AutoAcq ;C_ :
dwe Callb ;CMD:
dwe monitor ;C_ :
dwe monitor ;CHD:
codearea
0 (Oxxxh) - setCODEflag & 12 low bits
I (Ixxxh)- set DATA flag & 12 low bits
2 (2xxxh) - hi bits, form start adr
3 (3xxxh) - hi bits, form adr and rd 1
4 (4xxxh) - hi bits, form adr and wr 1
5 (5xxxh) - hi bits, form adr and ex
6 (6xxxh) - hi bits, form end adr & rd rng
7 (Txxxh) - hi bits, formend adr & wr rng
8 (8xxxh) - 12 bit adr and Input word
9 (gxxxh) - 12 bit adr and Output word
10 (_xxh) - 12 bit skip count (mod 16)
11 (Bxxxh) - 12 bit cnvt cnt (mod16) and are
12 (Cxxxh) - reserved for auto skip and cnt
13 (Dxxxh) - calibration routine
14 (Exxxh) - reserved











;return address for execute, etc
;link address for warm start
;callable routine to update checksum
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SIERRA MONOLITHIC'S EXPECTED FUNCTIONAL & PERFORMANCE OPERATION FOR
THE MODULE A CLOCK GENERATOR.
Module A will take an unbalanced ECL Input signal
(Fo)ranging in frequency from 250Mhz to iGhz, then
produce as outputs, FOUR balanced ECL compatible
signals, namely Fo/2, Fo/2-, Fo/4 (I), & Fo/4 (Q).
Fo/4 (I) shall be in phase with the POSITIVE edge of
Fo/2, & Fo/4 (Q) shall be in phase with the NEGATIVE
edge of Fo/2. Hence, Fo/4 (Q) is always 90 degrees out
of phase with respect to Fo/4 (1).
Over the Fo INPUT frequency range, Fo/4(I) output
changes logic states at least 725ps before and at least
725ps after the negative clock edge of Fo/2. Likewise,









50 ohms at iGhz - with matching.
20 - j50 at IGHz - w/o matching.
i00 - j175 at 250MHz - w/o matching.









Min Max Min Max Min Max
-1.02 -0.84 -0.98 -0.81
-1.95 -1.63 -1.95 -1.63
-1.17 -0.84 -1.13 -0.81
-1.95 -1.48 -1.95 -1.48







NOTE: Motorola states that 10E Series type IC's do not have a
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SURFACE ACOUSTIC WAVE HYBRID OSCILLAIOR
TITLE
STANDARD SPECIFICATIONS
APPROVED BY DATE REV. APPROVED BY DATE IMODEL NO,
| S0-1030-400-1.0




.04 (T-Tref) 2 ppm max., Tref = 25°C
+lOdBm ± 2dBm
nom i na 1
-45°C to ÷85%
400 KHz minimu,t




-65dBc/llz @ 100 Hz
-85dBc/Hz @ ] KHz

































_-rr £3 "O 'U











._, _ c_._ _'_'


























4J r_ _rt ,rl













_:'.,> °,- o4-., ,_ 'OlD
._E _ _° o
_° Ea O0





























































>_ :_ • D r" 0
_J _ _ 13 £ r
.,_ _ _ _ r- "-"
.,4;> >. .. :>
4J ql-
•,4 • 0
u_ o 0 _O 0
c'O0 oe 0
_) • Ea 0
U_ 13 O







































4.) r_ 'qr'l _rt
























> >_> • D r" O
•,-a .0J .rn .,.I 'O gO r-
13 ._ "0 '0 UJr ""
_n CO .,_>> .. ;> I0
.13 .,-_ ID 0
•_O _ * E I_ OO
&,,>. ;o
OI>ID
_-t a-a I-- .r0 L ,,_ _0.-
ID 6 m ID r',t-
g=_" OOlIo









































































,,.._ ,4_ _.J I l
/ f..4_







m • _00 4J
,--tO _-00 U





• >,> > I_C 0
•iJ ...I .._ _DIII {::
o'_ > "-, "_ U
n .,-, • 0
O_ _00
EO EO0
. _ _ z_























































































































































































o, [ _ -]<i
: .... _I-__] I I J._. + I i
! t--.__q__.,! ,_ I] _ _ !
! cT--_ t i r"-I .....r-:i- I
! !! i i I1 t!i -! 7























io o ® °o
._0 @ E D IDO
_ _,;_; _ _,o


























Averaged over all channels and cells




Averaged over all cells, per channel
I I I I
















250.3 Mhz RF signal
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-.4 Volt D.C. corrected
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+.4 Volt D.C. corrected
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Expanded vertically to show noise
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1.0003 Ghz RF signal
All four channels superimposed to show phase
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150 KhZ Sine wave (+/- .3 v pk)
Channel 1 only
I I l
150 Khz Sine wave (+/- .3v pk)


























500 Khz Sine wave
Channel 1 only
!
1 Mhz Sine wave
Channel 1 only
_4 J20 _2 25_
















20 Mhz Sine wave
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125.3 Mhz RF signal
(aliased)
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1.16 bit bi-directional parallel data
2. Four wire handshake
a. DMAWREQ - negative pulse by host initiates transfer
b. DMAWACK - 0 after DMAREQ, 1 when accepted by #P.
c. DMARAV - 0 after #P loads latch, 1 after read by host
d. DMARREQ - negative pulse by host reads data and clears status
3. Write transaction (Host to/_P)
a. data is latched on trailing ( + ) edge of DMAWREQ
b. low level on DMAWREQ sets WR status FF (DMAWACK = 0)
c./JP read clears WR status FF (DMAWACK = 1)
4. Read transaction (/_P to Host)
a. Generally occurs as a result of request from host
b. Only exception is error condition status
c./_P writes data to latch
d. this sets read status FF (DMARACK = 0)
e. DMARREQ low places data on Q bus
f. DMARREQ low level resets read status FF (DMARACK = 1)
5. commands are 16 bit data
a. 12 lsb is value
b. 4 msb is command
0 = code address low - first word of Read, Write or
Execute in code memory. (with low 12 bits of address)
1 = data address low - first word of Read or Write in
data memory. (with low 12 bits of address)
2 = start address high - second word of Read or Write range
(upper 8 bits of code address or 4 bits of
codeaddressright justified in lower 12bits)
3= start address high - second (final) word to read one
word from memory. Next transaction is a single
read transaction.
4 = start address high ° second word to write one word
to memory. Next transaction is a single write
transaction with a 16 bit data word.
5 = execution address high - second (final) word to
start execution at address (upper 8 bits of
address right justified in lower 12 bits)
6 = end address high - fourth (final) word to read an
inclusive range of memory. This is preceded by a
second low address (0 or 1). This is followed by
N + 1 read transactions.
7 = end address high - fourth word to write an inclusive
range of memory. This is preceded by a second low
address (0 or 1). This is followed by N + 1 write
transactions.
8 = I/O read - 12 lower bits are I/O address. Next transaction
is a single read transaction with data word read
(no prefix command needed).
9 = I/O write - 12 lower bits are I/O address. Next
transaction is a single write transaction with
data word to be output (no prefix command needed).
A = skip value - 12 lower bits contain number of cells
to skip at the beginning of an acquire. This
should be a multiple of 16.
B = acquire value - 12 lower bits contain number of
cells to read and convert. This command also does
a software arm. This should be followed by a
hardware arm and trigger. The hardware will
respond with a sync strobe, and the/_P will
initiate N read cycles with data.
C = auto acquire (optional) Number of cells to skip and
read determinedby the/_Pby inspectingthe data.
12 lower bits are ignored. Otherwise works like command 9.
D = calibrate. First call set mode, remaining calls
give value of last acquire. Final call with value
of 0FFFh calculates coeficients.
E - F reserved
a. These go to jump vectors in code RAM
b. Initially they are programmed as NOP's
6. Timing
a. When host writes data to system, data is latched on
trailing edge of strobe. Status is level sensitive,
so responds to leading edge. In order to prevent
multiple reads by system, pulse width must be less
than 500 ns.
b. When host reads data, both data enable and status are
level sensitive. The strobe pulse width must be less
than 500 ns in order to prevent #P from placing second
word on bus before end of pulse.
c. Read data is valid from 30 ns after DMARREQ goes low
until a small time after DMARREQ goes high (20 ns typ.)
d. Write data must be valid at least 30 ns before the
rising edge of DMAWREQ and remain valid at least 5 ns
after the rising edge of DMAWREQ.
e. The Status output bit (Data/Status, 0/1) is valid from
the time DMARAV goes low until it goes high again.
f. The Command input bit (Data/Command, 0/1) must be valid
from the falling edge of DMAWREQ until the subsequent
rising edge of DMAWACK. This is best accomplished by
providing an non-Tristate ff whose state is changed
just before data is written.
g. The command bit is interrogated during a reset (either
power up reset, or external reset). If it is a 1, a cold
reset is forced (all variables initialized to default,
calibration valuesall setto gain = 1 and offset = O, all
code extensions eliminated and a new code memory checksum
computed. If Command = 0 a warm start is done instead,
provided that the code checksum agrees with the value stored
in the data memory.
7. Error and status codes (Status = 1)
0. OK
1. Warm start (after reset, unsolicited)
2. Cold start (after reset, unsolicited)
3. (reserved)
4. Completed (generally at end of block reads)
5. Illegal data - data written when not expected
6. No data - Command written when more data was expected,
or during operation.
7. Write interrupt (not used)
8. Aborted - Command received after Acquire command,
before arm signal received.
9. Not Triggered - A/D acquire cycle did not start,
probably due to lack of a trigger.
0A. No Acquire - A/D acquire cycle did not complete.
0B. In Calibration - A/D cycle completed. No data will
be sent because data is being used for calibration.
NOTE: attempt has been made to keep error codes in
the range of 0 - 0Fh so that they can be loaded
with a single word mov instruction.
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